

1 / 12

FIG. 1A




FIG. 1B






FIG. 1C




2 / 12




3 / 12

FIG. 3



4 / 12

FIG. 4



5 / 12

FIG. 5




FIG. 6




FIG. 7A




FIG. 7B





FIG. 8



The diagram illustrates a Montgomery operation circuit 200. It features a 32-bit input bus on the left, which feeds into a series of multiplexers (MUX0, MUX1, MUX2, MUX3, MUX4) and a DES operation core circuit. The DES operation core circuit is connected to a 64-bit bus. The output of the DES operation core circuit is fed into a Montgomery operation circuit 230. The Montgomery operation circuit 230 is connected to a 210 block, which contains a function $F(t)$, a multiplexer (MUX), and an adder. The output of the Montgomery operation circuit 230 is labeled 230. The 210 block also includes a ROM 220 and a multiplexer MUX4. The output of the Montgomery operation circuit 230 is labeled 230.




FIG. 10




FIG. 11




FIG. 12A




FIG. 12B




FIG. 12C




FIG. 12D

